## Not Recommended for New Design CAT525

# Quad Digitally Programmable Potentiometer (DPP™) with 256 Taps and Microwire Interface



#### **FEATURES**

- Four 8-bit DPPs configured as programmable voltage sources in DAC-like applications
- Independent reference inputs
- Buffered wiper outputs
- Non-volatile NVRAM memory wiper storage
- Output voltage range includes both supply rails
- 4 independently addressable buffered output wipers
- 1 LSB accuracy, high resolution
- Serial Microwire-like interface
- Single supply operation: 2.7V 5.5V
- Setting read-back without effecting outputs


For Ordering Information details, see page 15.

#### **APPLICATIONS**

- Automated product calibration
- Remote control adjustment of equipment
- Offset, gain and zero adjustments in selfcalibrating and adaptive control systems
- Tamper-proof calibrations
- DAC (with memory) substitute

#### PIN CONFIGURATION

PDIP 20-Lead (L) SOIC 20-Lead (W)



#### DESCRIPTION

The CAT525 is a quad 8-bit digitally programmable potentiometer (DPP™) configured for programmable voltage and DAC-like applications. Intended for final calibration of products such as camcorders, fax machines and cellular telephones on automated high volume production lines and systems capable of self calibration, it is also well suited for applications were equipment requiring periodic adjustment is either difficult to access or located in a hazardous environment.


The CAT525 offers four independently programmable DPPs each having its own reference inputs and each capable of rail to rail output swing. The wipers are buffered by rail to rail op amps. Wiper settings, stored in non-volatile NVRAM memory, are not lost when the device is powered down and are automatically reinstated when power is returned. Each wiper can be dithered to test new output values without effecting the stored settings and stored settings can be read back without disturbing the DPP's output.

Control of the CAT525 is accomplished with a simple 3wire, Microwire-like serial interface. A Chip Select pin allows several CAT525's to share a common serial interface and communications back to the host controller is via a single serial data line thanks to the CAT525's Tri-Stated Data Output pin. A RDY/BSY output working in concert with an internal low voltage detector signals proper operation of non-volatile NVRAM Memory Erase/ Write cycle.

The CAT525 is available in the 0°C to 70°C commercial and -40°C to 85°C industrial operating temperature ranges and offered in 20-pin plastic DIP and surface mount packages.



#### **FUNCTIONAL DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
Supply Voltage*		V
V <sub>DD</sub> to GND	-0.5 to +7	V
Inputs		
CLK to GND	-0.5 to V <sub>DD</sub> +0.5	V
CS to GND	-0.5 to V <sub>DD</sub> +0.5	V
DI to GND	-0.5 to V <sub>DD</sub> +0.5	V
RDY/BSY to GND	-0.5 to V <sub>DD</sub> +0.5	V
PROG to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>REF</sub> H to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>REF</sub> L to GND	-0.5 to V <sub>DD</sub> +0.5	V

Parameters	Ratings	Units
Outputs  D <sub>0</sub> to GND	-0.5 to V <sub>DD</sub> +0.5	V
V <sub>OUT</sub> 1– 4 to GND	-0.5 to V <sub>DD</sub> +0.5	V
Operating Ambient Temperature Commercial ('C' or Blank suffix)	0 to +70	°C
Industrial ('l' suffix)	-40 to +85	°C
Junction Temperature	+150	°C
Storage Temperature	-65 to +150	°C
Lead Soldering (10 sec max)	+300	°C

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Test Method	Min	Max	Units
$V_{ZAP}^{(2)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000		V
I <sub>LTH</sub> <sup>(2)(3)</sup>	Latch-Up	JEDEC Standard 17	100		mA

#### **POWER SUPPLY**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>DD1</sub>	Supply Current (Read)	Normal Operating	_	400	600	μA
	Supply Current (Mrite)	Programming, V <sub>DD</sub> = 5V	_	1600	2500	μA
I <sub>DD2</sub>	Supply Current (Write)	V <sub>DD</sub> = 3V	] —	1000	1600	μΑ
$V_{DD}$	Operating Voltage Range		2.7	_	5.5	V

#### **LOGIC INPUTS**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>IH</sub>	Input Leakage Current	$V_{IN} = V_{DD}$	_	_	10	μΑ
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0V	_	_	-10	μΑ
V <sub>IH</sub>	High Level Input Voltage		2	_	$V_{DD}$	V
V <sub>IL</sub>	Low Level Input Voltage		0	_	0.8	V

#### **LOGIC OUTPUTS**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{OH}$	High Level Output Voltage	$I_{OH} = -40 \mu A$	V <sub>DD</sub> -0.3	_	_	V
V	Low Level Output Voltage	$I_{OL} = 1 \text{ mA}, V_{DD} = +5V$	_	_	0.4	V
$V_{OL}$	Low Level Output Voltage	$I_{OL} = 0.4 \text{ mA}, V_{DD} = +3V$	_	_	0.4	V

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) This parameter is tested initially and after a design or process change that affects the parameter.
- (3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V<sub>CC</sub> + 1V.



#### POTENTIOMETER CHARACTERISTICS

 $V_{DD}$  = +2.7V to +5.5V,  $V_{REFH}$  =  $V_{DD}$ ,  $V_{REFL}$  = 0V, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
R <sub>POT</sub>	Potentiometer Resistance			24		kΩ
	R <sub>POT</sub> to RPOT Match		_	±0.5	±1	%
	Pot Resistance Tolerance				±20	%
	Voltage on V <sub>REFH</sub> pin		2.7		$V_{DD}$	V
	Voltage on V <sub>REFL</sub> pin		0		V <sub>DD</sub> - 2.7	V
	Resolution			0.4		%
INL	Integral Linearity Error			0.5	1	LSB
DNL	Differential Linearity Error			0.25	0.5	LSB
R <sub>out</sub>	Buffer Output Resistance				10	Ω
I <sub>OUT</sub>	Buffer Output Current				3	mA
TC <sub>RPOT</sub>	TC of Pot Resistance			300		ppm/°C
C <sub>H</sub> /C <sub>L</sub>	Potentiometer Capacitances			8/8		pF

#### **AC ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = +2.7V to +5.5V,  $V_{REFH}$  =  $V_{DD}$ ,  $V_{REFL}$  = 0V, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Digital						
t <sub>CSMIN</sub>	Minimum CS Low Time		150	_	_	ns
t <sub>CSS</sub>	CS Setup Time		100	_	_	ns
t <sub>CSH</sub>	CS Hold Time		0	_	_	ns
t <sub>DIS</sub>	DI Setup Time		50	_	_	ns
t <sub>DIH</sub>	DI Hold Time	C <sub>L</sub> = 100pF <sup>(1)</sup>	50	_	_	ns
t <sub>DO1</sub>	Output Delay to 1		_	_	150	ns
$t_{DO0}$	Output Delay to 0		_	_	150	ns
t <sub>HZ</sub>	Output Delay to High-Z		_	400	_	ns
$t_{LZ}$	Output Delay to Low-Z		_	400	_	ns
t <sub>BUSY</sub>	Erase/Write Cycle Time		_	4	5	ms
$t_{PS}$	PROG Setup Time		150		_	ns
$t_{PROG}$	Minimum Pulse Width		700	_	_	ns
$t_{CLK}H$	Minimum CLK High Time		500	_	_	ns
t <sub>CLK</sub> L	Minimum CLK Low Time		300	_	_	ns
f <sub>C</sub>	Clock Frequency		DC	_	1	MHz
Analog						
t <sub>DS</sub>	DPP Settling Time to 1 LSB	$C_{LOAD} = 10 \text{ pF}, V_{DD} = +5V$		3	10	μs
		$C_{LOAD}$ = 10 pF, $V_{DD}$ = +3V	_	6	10	μs

- (1) All timing measurements are defined at the point of signal crossing  $V_{DD}$  / 2.
- (2) These parameters are periodically sampled and are not 100% tested.



#### **A.C. TIMING DIAGRAM**

10   10   10   10   10   10   10   10	MIN/MAX	Min	Min	Min	Min		Min	Ā	Ā	Max	(Max)	Max (Max)	ri Z		Max	
10 1 2 3 4 6 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TIMING	Rising CLK edge tofalling CLK edge	Falling CLK edge to CLKrising edge	Falling CLK edge for last data bit (DI) to falling CS edge	Rising CS edge to next rising CLK edge		Falling CS edge torising CS edge	Data valid to first rising CLK edge after CS = high	Rising CLK edge to end of datavalid	Rising CLK edge to D0 = low	Rising CS edge to D0 becoming high low impedance (active output)	Rising CLK edge to D0 = high Falling CS edge to D0 becoming high impedance (Ti-State)			Falling CLK edge after PROG=H to rising RD//BSY edge	
to 1 2 3 4 6 5 4 6 5 4 6 6 4 6 6 4 6 6 4 6 6 6 4 6 6 6 6	PARAM	tolkH	tCLKL	tCSH	tcss		tCSMIN	tDIS	tDIH	t000	tLZ	tDO1	tPS	2	tBUSY	
	1 2 3 4	TOLKH ←	OLK W		↑ tolkl	80	tosmin to the contract of the	tols told	+ toli toli		<u></u>	Zt <sub>1</sub>	•		♣	1 1 2 1



#### PIN DESCRIPTION

Pin	Name	Function
1	$V_{REFH2}$	Maximum DPP 2 output voltage
2	$V_{REFH1}$	Maximum DPP 1 output voltage
3	$V_{DD}$	Power supply positive
4	CLK	Clock input pin
5	RDY/BSY	Ready/Busy output
6	CS	Chip select
7	DI	Serial data input pin
8	DO	Serial data output pin
9	PROG	Non-volatile Memory Programming Enable Input
10	GND	Power supply ground
11	$V_{REFL1}$	Minimum DPP 1 output voltage
12	$V_{REFL2}$	Minimum DPP 2 output voltage
13	$V_{REFL3}$	Minimum DPP 3 output voltage
14	$V_{REFL4}$	Minimum DPP 4 output voltage
15	$V_{OUT4}$	DPP 4 output
16	$V_{OUT3}$	DPP 3 output
17	$V_{OUT2}$	DPP 2 output
18	$V_{OUT1}$	DPP 1 output
19	$V_{REFH4}$	Maximum DPP 4 output voltage
20	$V_{REFH3}$	Maximum DPP 3 output voltage

CDPP/DPP addressing is as follows:

DPP OUTPUT	Α0	<b>A</b> 1
$V_{OUT1}$	0	0
$V_{OUT2}$	1	0
$V_{OUT3}$	0	1
$V_{OUT4}$	1	1

#### **DEVICE OPERATION**

The CAT525 is a quad 8-bit configured digitally programmable potentiometer (DPP/CDPP) whose outputs can be programmed to any one of 256 individual voltage steps. Once programmed, these output settings are retained in non-volatile memory and will not be lost when power is removed from the chip. Upon power up the DPPs return to the settings stored in non-volatile memory. Each confitured DPP can be written to and read from independently without effecting the output voltage during the read or write cycle. Each output can also be adjusted without altering the stored output setting, which is useful for testing new output settings before storing them in memory.

#### **DIGITAL INTERFACE**

The CAT525 employs a 3 wire serial, Microwire-like control interface consisting of Clock (CLK), Chip Select (CS) and Data In (DI) inputs. For all operations, address and data are shifted in LSB first. In addition, all digital data must be preceded by a logic

"1" as a start bit. The DPP address and data are clocked into the DI pin on the clock's rising edge. When sending multiple blocks of information a minimum of two clock cycles is required between the last block sent and the next start bit.

Multiple devices may share a common input data line by selectively activating the CS control of the desired IC. Data Outputs (DO) can also share a common line because the DO pin is Tri-Stated and returns to a high impedance when not in use.

#### **CHIP SELECT**

Chip Select (CS) enables and disables the CAT525's read and write operations. When CS is high data may be read to or from the chip, and the Data Output (DO) pin is active. Data loaded into the DPP wiper control registers will remain in effect until CS goes low. Bringing CS to a logic low returns all DPP outputs to the settings stored in non-volatile memory and switches DO to its high impedance Tri-State mode.

Because CS functions like a reset the CS pin has been desensitized with a 30ns to 90ns filter circuit to



prevent noise spikes from causing unwanted resets and the loss of volatile data.

#### **CLOCK**

The CAT525's clock controls both data flow in and out of the IC and non-volatile memory cell programming. Serial data is shifted into the DI pin and out of the DO pin on the clock's rising edge. While it is not necessary for the clock to be running between data transfers, the clock must be operating in order to write to non-volatile memory, even though the data being saved may already be resident in the DPP wiper control register.

No clock is necessary upon system power-up. The CAT525's internal power-on reset circuitry loads data from non-volatile memory to the DPPs without using the external clock.

As data transfers are edge triggered clean clock transitions are necessary to avoid falsely clocking data into the control registers. Standard CMOS and TTL logic families work well in this regard and it is recommended that any mechanical switches used for breadboarding or device evaluation purposes be debounced by a flip-flop or other suitable debouncing circuit.

#### $V_{\mathsf{REF}}$

 $V_{REF}$ , the voltage applied between pins  $V_{REFL}$  &  $V_{REFL}$ , sets the configured DPP's Zero to Full Scale output range where  $V_{REFL}$  = Zero and  $V_{REFH}$  = Full Scale.  $V_{REF}$  can span the full power supply range or just a fraction of it. In typical applications  $V_{REFH}$  &  $V_{REFL}$  are connected across the power supply rails. When using less than the full supply voltage be mindfull of the limits placed on  $V_{REFH}$  and  $V_{REFL}$  as specified in the References section of DC Electrical Characteristics.

#### READY/BUSY

When saving data to non-volatile memory, the Ready/Busy ouput (RDY/BSY) signals the start and duration of the erase/write cycle. Upon receiving a command to store data (PROG goes high) RDY/BSY goes low and remains low until the programming cycle is complete. During this time the CAT525 will ignore any data appearing at DI and no data will be output on DO.

RDY/ $\overline{BSY}$  is internally ANDed with a low voltage detector circuit monitoring  $V_{DD}$ . If  $V_{DD}$  is below the minimum value required for EEPROM programming, RDY/ $\overline{BSY}$  will remain high following the program command indicating a failure to record the desired data in non-volatile memory.

#### **DATA OUTPUT**


Data is output serially by the CAT525, LSB first, via the Data Out (DO) pin following the reception of a start bit and two address bits by the Data Input (DI). DO becomes active whenever CS goes high and resumes its high impedance Tri-State mode when CS returns low. Tri-Stating the DO pin allows several 525s to share a single serial data line and simplifies interfacing multiple 525s to a microprocessor.

#### WRITING TO MEMORY

Programming the CAT525's non-volatile memory is accomplished through the control signals: Chip Select (CS) and Program (PROG). With CS high, a start bit followed by a two bit DPP address and eight data bits are clocked into the DPP wiper control register via the DI pin. Data enters on the clock's rising edge. The DPP output changes to its new setting on the clock cycle following D7, the last data bit.

Programming is accomplished by bringing PROG high sometime after the start bit and at least 150 ns prior to the falling edge of the clock cycle immediately







following the D7 bit. Two clock cycles after the D7 bit the DPP control register will be ready to receive the next set of address and data bits. The clock must be kept running throughout the programming cycle. Internal control circuitry takes care of generating and ramping up the programming voltage for data transfer to the non-volatile memory cells. The CAT525's non-volatile memory cells will endure over 100,000 write cycles and will retain data for a minimum of 20 years without being refreshed.

#### **READING DATA**

Each time data is transferred into a DPP wiper control register currently held data is shifted out via the D0 pin, thus in every data transaction a read cycle occurs. Note, however, that the reading process is destructive. Data must be removed from the register in order to be read. Figure 2 depicts a Read Only cycle in which no change occurs in the DPP's output. This feature allows µPs to poll DPPs for their current setting without disturbing the output voltage but it assumes that the setting being read is also stored in non-volatile memory so that it can be restored at the end of the read cycle. In Figure 2 CS returns low before the 13<sup>th</sup> clock cycle completes. In doing so the non-volatile memory setting is reloaded into the DPP wiper control register. Since this value is the same as that which had been there previously no change in the DPP's output is noticed. Had the value held in the control register been different from that stored in nonvolatile memory then a change would occur at the read cycle's conclusion.

#### **TEMPORARILY CHANGE OUTPUT**

The CAT525 allows temporary changes in DPP's output to be made without disturbing the settings retained in non-volatile memory. This feature is particularly useful when testing for a new output setting and allows for user adjustment of preset or default values without losing the original factory settings.

Figure 3 shows the control and data signals needed to effect a temporary output change. DPP settings may be changed as many times as required and can be made to any of the four DPPs in any order or sequence. The temporary setting(s) remain in effect long as CS remains high. When CS returns low all four DPPs will return to the output values stored in non-volatile memory.

When it is desired to save a new setting acquired using this feature, the new value must be reloaded into the DPP control register prior to programming. This is because the CAT525's internal control circuitry discards from the programming register the new data two clock cycles after receiving it if no PROG signal is received.

Figure 2. Reading from Memory






Figure 3. Temporary Change in Output






#### **APPLICATION CIRCUITS**




DPP I	NPUT	DPP OUTPUT	ANALOG OUTPUT
		$V_{DPP} = \frac{CODE}{255} \times (V_{FS} - V_{ZERO}) + V_{ZERO}$	
мѕв	LSB	$V_{FS} = 0.99V_{REF}$	V <sub>REF</sub> = 5V
		$V_{ZERO} = 0.01 V_{REF}$	$R_I = R_F$
1111	1111	$\frac{255}{255}$ × 0.98 V <sub>REF</sub> + 0.01 V <sub>REF</sub> = 0.990 V <sub>REF</sub>	V <sub>OUT</sub> = +4.90V
1000	0000	$\frac{128}{255} \times 0.98 \text{V}_{REF} + 0.01 \text{V}_{REF} = 0.502 \text{V}_{REF}$	V <sub>OUT</sub> =+0.02V
0111	1111	$\frac{127}{255} \times 0.98 \text{V}_{REF} + 0.01 \text{V}_{REF} = 0.498 \text{V}_{REF}$	V <sub>OUT</sub> = -0.02V
0000	0001	$\frac{1}{255}$ × 0.98 V <sub>REF</sub> + 0.01 V <sub>REF</sub> = 0.014 V <sub>REF</sub>	V <sub>OUT</sub> = -4.86V
0000	0000	$\frac{0}{255}$ × 0.98 V <sub>REF</sub> + 0.01 V <sub>REF</sub> = 0.010 V <sub>REF</sub>	V <sub>OUT</sub> = -4.90V

**Bipolar DPP Output** 




**Amplified DPP Output** 




Coarse-Fine Offset Control by Averaging DPP Outputs for Single Power Supply Systems

Coarse-Fine Offset Control by Averaging DPP Outputs for Dual Power Supply Systems






**Digitally Trimmed Voltage Reference** 



**Digitally Controlled Voltage Reference** 







**Staircase Window Comparator** 

**Overlapping Window Comparator** 





#### **Current Sink with 4 Decades of Resolution**




**Current Source with 4 Decades of Resolution** 





#### **PACKAGE OUTLINE DRAWING**

PDIP 20-Lead (L)<sup>(1)(2)</sup>



**TOP VIEW** 





SIDE VIEW END VIEW

SYMBOL	MIN	NOM	MAX
Α	3.56		5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.45	0.55
b1	1.15	1.52	1.77
С	0.21	0.26	0.35
D	24.89	26.16	26.92
Е	7.62	7.87	8.25
E1	6.10	6.35	7.11
е		2.54 TYP	
eB	7.88		10.92
L	2.99	3.30	3.81


For current Tape and Reel information, download the PDF file from:

http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-001.





### SOIC 20-Lead 300mils $(W)^{(1)(2)}$



SYMBOL	MIN	NOM	MAX
Α	2.36	2.49	2.64
A1	0.10		0.30
A2	2.05		2.55
b	0.31	0.41	0.51
С	0.20	0.27	0.33
D	12.60	12.80	13.00
Е	10.01	10.30	10.64
E1	7.40	7.50	7.60
е	1.27 BSC		
h	0.25		0.75
L	0.40	0.81	1.27
θ	0°		8°
θ1	5°		15°

**TOP VIEW** 






For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-013.



#### **EXAMPLE OF ORDERING INFORMATION**



ORDERING PART NUMBER		
CAT525LI		
CAT525WI		

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is Matte-Tin.
- (3) This device used in the above example is a CAT525WI-T1 (SOIC, Industrial Temperature, Tape & Reel, 1000).

#### REVISION HISTORY

Date	Revision	Description
16-Mar-04	D	Updated Potentiometer Characteristics
12-Jul-04	E	Updated Functional Diagram Updated Potentiometer Characteristics
27-Jul-07	F	Added Package Outline Drawings Updated Example of Ordering Information Added MD- to document number
31-Oct-07	G	Updated Package Outline Drawings Updated Example of Ordering Information
6-Dec-07	Н	Update document title Update Logic Output table Update A.C. Timing Diagram Update Writing to Memory
15-Jul-08	I	Add "Not Recommended for New Design" to the top of all pages

#### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Adaptive Analog™, Beyond Memory™, DPP™, EZDim™, LDD™, MiniPot™, Quad-Mode™ and Quantum Charge Programmable™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000

Fax: 408.542.1200 0Hwww.catsemi.com Document No: MD-2001

Revision: I

Issue date: 07/15/08

<sup>©</sup> Catalyst Semiconductor, Inc.